Category: System Verilog

Companies Related Questions, System Verilog 0 Comments

Poly in means , means a same thing is known by different name Lets take a example here class Animal; virtual function AnimalType(); $display(“ Welcome to Type Animal”); endfunction endclass class Dog extends Animal; function AnimalType(); $display(“Welcome to Dog Animal Type”); endclass class Cat extends Animal; function AnimalType(); $display(“Welcome to Cat Animal Type”); endclass class Horse extends Animal; function AnimalType(); $display(“Welcome

Read More

Companies Related Questions, Functional Verification, System Verilog, UVM 0 Comments

UVM is built on system verilog , so what ever UVM is doing underlying coding is SV So in general , lets take broader view with respect to ther language if you have heard of JAVA , and Hibernate Hibernate : is a framework built on java helps in managing data base beautifully , if

Read More

Companies Related Questions, Functional Verification, System Verilog 0 Comments

This system function searches the list of plusargs (like the $test$plusargs system function) for a user specified plusarg string , If the string is found, the remainder of the string is converted to the type specified in the user_string and the resulting value stored in the variable provided. like if($value$plusargs(“STRING=%s”,s)) $display(” GOT STRING cHAR “);

Read More

Functional Verification, System Verilog, UVM 0 Comments

What is memory  Memory is electronic component which can store information. it stores at certain address while reading from memory it retrieve the data from certain memory  Block Diagram of Memory DUT module memory #( parameter ADDR_WIDTH = 32, parameter DATA_WIDTH = 64 ) ( input clk, input reset, //control signals input [ADDR_WIDTH-1:0] addr, input wr_en,

Read More

Functional Verification, Soc(System on Chip), System Verilog, UVM 0 Comments

Definition : Fifo (synchronous )  The Synchronous FIFO has a single clock port for both data-read and data-write operations, it means it is used for synchronising across two process  when two process are running on same clock.  One source writes to the FIFO and the other sources reads out the FIFO where it sees the  order

Read More

System Verilog 0 Comments

Write system verilog code to generate packet value between 10 to 100, if packet type is “Good” // Code your testbench here // or browse Examples // Run randomized classs //testbench4u.com typedef enum {good, bad} packet1; class txn_crc; rand bit [7:0] crc; rand bit [8:0] packet; rand packet1 packet_type ; constraint packet_width { if (packet_type==good)

Read More