Companies Related Questions, Functional Verification, System Verilog 0 Comments

How do you implement randc function using rand in system verilog ? Program : Understand the difference between randc and rand function rand : it is random number , it can be repeated. randc : it is random number with no repetition for a cycle. it may repeat once it complete one cycle.   Lets

Read More

Companies Related Questions, Functional Verification 0 Comments

There are few things which is very important now a day which leads to have gate simulation. 1 Logic designs are not fully synchronous  , for testing asynchronous design , gate level simulation models it accurately. 2. to check power up/reset operation of logic design. 3 to check x propagation testing  , if there is

Read More

Career Oppurtunity, Companies Related Questions, Formal Verification, Functional Verification 0 Comments

How do we move from given specification  to sign off for hardware  Logic designer writes the specification for given design. Verification engineer goes through the specification provided by logic designer. He/She makes verification plan for the given specification of the logic design. Next step is to develop testbench. After developing testbench , it has to

Read More

Companies Related Questions, Functional Verification, System Verilog 0 Comments

implication operator as it name suggest it is something related to “the conclusion that can be drawn from something” same thing is valid for system verilog as well where can you use in SV , it will be used where you want certain things you want to constraint certain things based on certain value/expression/signal consider

Read More

Companies Related Questions, Functional Verification, System Verilog, UVM 0 Comments

When the size of the collection is unknown or the data space is sparse, an associative array is used, which does not have any storage allocated until it is used. That means, it is dynamically allocated, but has non-contiguous elements. Associative array’s index expression is not restricted to integral expressions, but can be of any

Read More

Companies Related Questions, Functional Verification, System Verilog 0 Comments

This system function searches the list of plusargs (like the $test$plusargs system function) for a user specified plusarg string , If the string is found, the remainder of the string is converted to the type specified in the user_string and the resulting value stored in the variable provided. like if($value$plusargs(“STRING=%s”,s)) $display(” GOT STRING cHAR “);

Read More

Functional Verification, System Verilog, UVM 0 Comments

What is memory  Memory is electronic component which can store information. it stores at certain address while reading from memory it retrieve the data from certain memory  Block Diagram of Memory DUT module memory #( parameter ADDR_WIDTH = 32, parameter DATA_WIDTH = 64 ) ( input clk, input reset, //control signals input [ADDR_WIDTH-1:0] addr, input wr_en,

Read More