admin, Author at Hardware Design and Verification

Hardware Design and Verification

Hardware Design and Verification, HW Interview Questions, UVM testbench

Home » Articles posted by admin (Page2)

System Verilog Question Answer Part2

Companies Related Questions, System Verilog June 1, 2017admin 0 Comments

What is the difference between new() and new[] in SystemVerilog? The function new() is the class constructor function in SystemVerilog. It is defined in a class to initialize data members of the class. The new[] operator is used to allocate memory for a dynamic array. The size of the dynamic array that needs to be

How UVM config DB is created through system Verilog ??

System Verilog, UVM June 1, 2017admin 0 Comments

UVM config DB The configuration database provide access to a centralized database where type specific information can be stored and received. config_db can contain scalar objects, class handles, queues, lists, or even virtual interfaces. The database has both a name table and a type table and each resource is entered into both. Resources are stored