What is an assertion and what are the benefits of using assertions in Verification?
Companies Related Questions, System Verilog 0 CommentsAn assertion is a description of a property of the design as per specification and is used to validate the behavior of the design. If the property that is being checked for in a simulation does not behave as per specification, then the assertion fails. Similarly if a property or rule is forbidden from happening