Companies Related Questions, System Verilog 0 Comments

Unlike procedural programming, here in the OOP programming model programs are organized around objects and data rather than actions and logic. Objects represent some concepts or things and like any other objects in the real Objects in programming language have certain behavior, properties, type, and identity. In OOP based language the principal aim is to

Read More

Companies Related Questions, System Verilog , 0 Comments

What is the need of clocking blocks ? In Verilog, the communication between blocks is specified using module ports. SystemVerilog adds the interface, a key construct that encapsulates the communication between blocks, thereby enabling users to easily change the level of abstraction at which the intermodule communication is to be modeled. An interface can specify

Read More

Companies Related Questions, System Verilog , , 0 Comments

An assertion is a description of a property of the design as per specification and is used to validate the behavior of the design. If the property that is being checked for in a simulation does not behave as per specification, then the assertion fails. Similarly if a property or rule is forbidden from happening

Read More

Companies Related Questions, System Verilog , , , 0 Comments

If coverage metric shows high code coverage and a low functional coverage then one or more of following possibilities could be the cause: 1) Not all functionality is implemented in the design as per the specification. Hence the code for same is missing while functional coverage metrics exists with no test 2) There could be

Read More

AMBA, Companies Related Questions, Computer Archtecture 0 Comments

Difference between AHB and AXI? Difference between AXI3 and AXI4? What is AXI Lite? Name five special features of AXI? Why streaming support,it’s advantages? Write an assertion on handshake signals ­ ready and valid, ready comes after 5 cycles from the start of valid high? Explain AXI read transaction What is the AXI capability of

Read More

Companies Related Questions, System Verilog 0 Comments

What is coverage ? Coverage is defined as the percentage of verification objectives that have been met. It is used as a metric for evaluating the progress of a verification project. Coverage metric forms an important part of measuring progress in constrained random testbenches and also provides good feedback to the quality and effectiveness of

Read More