Site icon Hardware Design and Verification

Is function overloading possible in SystemVerilog?

No it is possible , as it is not supported , you cannot have different input type of same function type,

like

Class myClass

{

int Func(int x) { }

int Func(string s) { }

int Func(int x,string s) { }

}

Exit mobile version