Author: DV admin

When the size of the collection is unknown or the data space is sparse, an associative array is used, which does not have any storage allocated until it is used. That means, it is dynamically allocated, but has non-contiguous elements. Associative array’s index expression is not restricted to integral expressions, but can be of any

Read More

What do you mean by synthesis : The RTL code which is synthesizable which can be implemented in hardware, when you write any logic design, it has to be synthesizable, it should implement in terms of logic gates There are many tool which does synthesis , it gives the idea of pre fabricated hardware in

Read More

BLOCK DIAGRAM  class seqItem extends uvm_sequence_item; `uvm_object_utils(seqItem) logic [8-1:0] rdata; logic wfull; logic rempty; rand logic [8-1:0] wdata; logic winc, wrst_n; logic rinc, rrst_n; function new (string name=”seqItem”); super.new(name); endfunction endclass

No it is possible , as it is not supported , you cannot have different input type of same function type, like Class myClass { int Func(int x) { } int Func(string s) { } int Func(int x,string s) { } }

Poly in means , means a same thing is known by different name Lets take a example here class Animal; virtual function AnimalType(); $display(“ Welcome to Type Animal”); endfunction endclass class Dog extends Animal; function AnimalType(); $display(“Welcome to Dog Animal Type”); endclass class Cat extends Animal; function AnimalType(); $display(“Welcome to Cat Animal Type”); endclass class Horse extends Animal; function AnimalType(); $display(“Welcome

Read More

UVM is built on system verilog , so what ever UVM is doing underlying coding is SV So in general , lets take broader view with respect to ther language if you have heard of JAVA , and Hibernate Hibernate : is a framework built on java helps in managing data base beautifully , if

Read More

This system function searches the list of plusargs (like the $test$plusargs system function) for a user specified plusarg string , If the string is found, the remainder of the string is converted to the type specified in the user_string and the resulting value stored in the variable provided. like if($value$plusargs(“STRING=%s”,s)) $display(” GOT STRING cHAR “);

Read More

What is memory  Memory is electronic component which can store information. it stores at certain address while reading from memory it retrieve the data from certain memory  Block Diagram of Memory DUT module memory #( parameter ADDR_WIDTH = 32, parameter DATA_WIDTH = 64 ) ( input clk, input reset, //control signals input [ADDR_WIDTH-1:0] addr, input wr_en,

Read More

Definition : Fifo (synchronous )  The Synchronous FIFO has a single clock port for both data-read and data-write operations, it means it is used for synchronising across two process  when two process are running on same clock.  One source writes to the FIFO and the other sources reads out the FIFO where it sees the  order

Read More

These are two block in verilog/system verilog which is used  for  writing Verilog behavioural code. initial block : it executes only once in time zero always block : As its name suggest , it  is  like infinity loop if there are no conditions are supplied, in case of some condition, it will execute on the given

Read More